HDL/VGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
70df56addc8f738c2f54303942d37e0088704525
Commit Graph

2 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
MaxP
70df56addc Add .gitignore to exclude locale files 2025-03-27 15:59:31 +00:00
MaxP
1873eafba8 Add submodule for Xilinx ISE Makefile 2025-03-27 15:59:05 +00:00