HDL/VGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
16 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Max P 86c1f6d6a7 feat(devcontainer): update GPG agent socket mapping 
- Adjusts volume mapping for GPG agent socket to correct path
- Ensures compatibility with updated user directory structure
2025-04-28 15:27:19 +00:00
.devcontainer
feat(devcontainer): update GPG agent socket mapping
2025-04-28 15:27:19 +00:00
src
Refactors VGA timing and mode handling
2025-04-26 10:26:52 +00:00
tests
Refactors VGA timing and mode handling
2025-04-26 10:26:52 +00:00
.gitignore
Updates .gitignore to include additional build and output directories
2025-04-27 19:27:01 +00:00
project.cfg
Refactors VGA timing and mode handling
2025-04-26 10:26:52 +00:00
project.yml
Adds project configuration file for VGA design with Xilinx ISE settings
2025-04-27 19:27:56 +00:00
Description
No description provided
60 KiB
Languages
VHDL 100%