HDL/VGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
3 Commits 1 Branch 0 Tags
860108547fe2ad6cd4225447c5808068ecf76275
Commit Graph

1 Commits

Author SHA1 Message Date
MaxP
860108547f Add project configuration and VHDL language server settings 2025-03-27 15:59:53 +00:00