Max P.
defd2345b1
Introduces a function to load and parse project configurations from a YAML file, returning a typed object for improved usability and type safety.
42 lines
812 B
YAML
42 lines
812 B
YAML
name: VGA_Test
|
|
topmodule: VGA_Test_Top
|
|
target_device: xc3s1200e-4-fg320
|
|
xilinx_path: /opt/Xilinx/14.7/ISE_DS/ISE
|
|
|
|
sources:
|
|
vhdl:
|
|
- path: src/vga/*.vhd
|
|
library: work
|
|
- path: src/common/*.vhd
|
|
library: work
|
|
- path: src/VGA_test_top.vhd
|
|
library: work
|
|
|
|
verilog:
|
|
- path: src/old_modules/*.v
|
|
library: work
|
|
|
|
dependencies:
|
|
- name: AsyncFIFO
|
|
git: "https://github.com/0xMax32/Asynchronous-FIFO-AXI-Handshake.git"
|
|
rev: "main"
|
|
library: asyncfifo
|
|
- name: GrayCounter
|
|
git: "https://github.com/0xMax32/Gray-Counter.git"
|
|
rev: "v1.0.0"
|
|
library: graycounter
|
|
|
|
testbenches:
|
|
vhdl:
|
|
- path: src/tests/*.vhd
|
|
library: work
|
|
|
|
verilog: []
|
|
|
|
constraints: constraints/VGA_Test.ucf
|
|
|
|
build:
|
|
build_dir: working
|
|
report_dir: reports
|
|
copy_target_dir: output
|