Adds YAML-based project configuration loader
Introduces a function to load and parse project configurations from a YAML file, returning a typed object for improved usability and type safety.
This commit is contained in:
41
project.example.yml
Normal file
41
project.example.yml
Normal file
@@ -0,0 +1,41 @@
|
||||
name: VGA_Test
|
||||
topmodule: VGA_Test_Top
|
||||
target_device: xc3s1200e-4-fg320
|
||||
xilinx_path: /opt/Xilinx/14.7/ISE_DS/ISE
|
||||
|
||||
sources:
|
||||
vhdl:
|
||||
- path: src/vga/*.vhd
|
||||
library: work
|
||||
- path: src/common/*.vhd
|
||||
library: work
|
||||
- path: src/VGA_test_top.vhd
|
||||
library: work
|
||||
|
||||
verilog:
|
||||
- path: src/old_modules/*.v
|
||||
library: work
|
||||
|
||||
dependencies:
|
||||
- name: AsyncFIFO
|
||||
git: "https://github.com/0xMax32/Asynchronous-FIFO-AXI-Handshake.git"
|
||||
rev: "main"
|
||||
library: asyncfifo
|
||||
- name: GrayCounter
|
||||
git: "https://github.com/0xMax32/Gray-Counter.git"
|
||||
rev: "v1.0.0"
|
||||
library: graycounter
|
||||
|
||||
testbenches:
|
||||
vhdl:
|
||||
- path: src/tests/*.vhd
|
||||
library: work
|
||||
|
||||
verilog: []
|
||||
|
||||
constraints: constraints/VGA_Test.ucf
|
||||
|
||||
build:
|
||||
build_dir: working
|
||||
report_dir: reports
|
||||
copy_target_dir: output
|
Reference in New Issue
Block a user