HDL/VGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
16 Commits 1 Branch 0 Tags
86c1f6d6a78368ed88b3bdf90ce923168141a6ff
Commit Graph

1 Commits

Author SHA1 Message Date
Max P
1011989322 Adds project configuration file for VGA design with Xilinx ISE settings 2025-04-27 19:27:56 +00:00