HDL/VGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
7 Commits 1 Branch 0 Tags
167901eaa635ff254575c9a0de642cb6f30bf39e
Commit Graph

1 Commits

Author SHA1 Message Date
MaxP
860108547f Add project configuration and VHDL language server settings 2025-03-27 15:59:53 +00:00