Pipeline-AXI-Handshake/Pipeline_pb.ucf at caff24255db1a0fc2b964bb1854f49710e39c1e9 - Pipeline-AXI-Handshake - SimDev Gitea

HDL/Pipeline-AXI-Handshake

Files

MaxP 6c6c285e79 Optimizes pipeline and clock configuration

Refactors pipeline architecture by separating input and output stages.
Introduces additional controllers and registers for better modularity.
Aligns signal and attribute formatting for improved readability.

2025-04-16 17:27:18 +00:00

4 lines

183 B

Plaintext

Raw Blame History

 #NET I_CLK	                    LOC = AG18;
 NET I_CLK	                    LOC = B8;
 NET I_CLK	                    TNM_NET = CLOCK;
 TIMESPEC TS_CLOCK = PERIOD CLOCK 250 MHz HIGH 50 %;