HDL/AXI-ROB
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
main
AXI-ROB/project.yml
Max P d953462d1f feat(project): add initial configuration for build and synthesis 
- Introduces project configuration file for FPGA synthesis workflow
- Specifies tool options, sources, constraints, and dependencies
- Enhances customization for optimization and synthesis settings
2025-07-07 13:14:40 +00:00

6.1 KiB
Raw Permalink Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink