Logo
Explore Help
Sign In
HDL/VHDLDoc
1
0
Fork 0
You've already forked VHDLDoc
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
10 Commits 1 Branch 0 Tags
main
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Max P. 93d441531d Add HDL elements and interfaces for VHDL types, generics, functions, procedures, constants, variables, assignments, and ports
2025-04-02 19:52:28 +02:00
.vscode
Remove "protocol" setting from launch configuration
2025-03-29 22:57:22 +01:00
src
Add HDL elements and interfaces for VHDL types, generics, functions, procedures, constants, variables, assignments, and ports
2025-04-02 19:52:28 +02:00
.editorconfig
Base configuration
2025-03-29 22:55:08 +01:00
.eslintignore
Base configuration
2025-03-29 22:55:08 +01:00
.eslintrc
Base configuration
2025-03-29 22:55:08 +01:00
.gitignore
Add .gitignore to exclude node_modules, dist, and other build artifacts
2025-03-29 22:54:45 +01:00
.prettierrc.json
Base configuration
2025-03-29 22:55:08 +01:00
jest.config.cjs
Base configuration
2025-03-29 22:55:08 +01:00
package.json
Correct version from 1.0.0 to 0.0.1 in package.json
2025-03-29 22:58:11 +01:00
tsconfig.json
Add HDL elements and interfaces for VHDL types, generics, functions, procedures, constants, variables, assignments, and ports
2025-04-02 19:52:28 +02:00
typedoc.json
Base configuration
2025-03-29 22:55:08 +01:00
Description
No description provided
201 KiB
Languages
TypeScript 98.9%
JavaScript 1.1%
github
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API Impressum Datenschutzerklärung Statusseite