HDL/DEPP
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Updated EPP cycle waveform images in README

Browse Source
This commit is contained in:
0xMax42
2024-03-12 20:47:20 +01:00
parent 08f3183b6e
commit 0bd6288443
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@@ -14,15 +14,15 @@ The `DEPP.vhd` module is designed as an Enhanced Parallel Port (EPP) interface f
- EPP Address Write Cycle - EPP Address Write Cycle
![Waveform of the EPP Address Write Cycle](docs/DEPP/wavedrom_HWwR0.svg "EPP Address Write") ![Waveform of the EPP Address Write Cycle](docs/DEPP/wavedrom_fLwf0.svg "EPP Address Write")
- EPP Data Write Cycle - EPP Data Write Cycle
![Waveform of the EPP Data Write Cycle](docs/DEPP/wavedrom_ypdi1.svg "EPP Data Write") ![Waveform of the EPP Data Write Cycle](docs/DEPP/wavedrom_lvks1.svg "EPP Data Write")
- EPP Data Read Cycle - EPP Data Read Cycle
![Waveform of the EPP Data Read Cycle](docs/DEPP/wavedrom_91sO2.svg "EPP Data Read") ![Waveform of the EPP Data Read Cycle](docs/DEPP/wavedrom_J3G12.svg "EPP Data Read")
### Logic Analyzer Captures ### Logic Analyzer Captures